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Abstract
In this paper, it is shown that self-heating causes a gi-
gantic effect on the capacitances of MOSFETs/FinFETs.
The effect is used to determine the SOI FinFET thermal
impedance and to determine the temperature rise during
FinFET operation.
Introduction
FinFETs are regarded as prospective replacements for
bulk-CMOS devices beyond the 22-nm node. Due to the
poor thermal conductivity of some of the materials used
in FinFET fabrication, and due to the confined nature of
the FinFET geometry, self-heating is expected to be more
significant in FinFETs than in their bulk-CMOS coun-
terparts, affecting not only device performance, but also
NBTI and oxide reliability [1, 2]. To the best of the au-
thors’ knowledge, all studies on FinFET self-heating so
far are based on simulations [1, 3, 4], and experimental
assessment is lacking. In this paper, we will (i) show that
self-heating causes a gigantic effect on the capacitances
CDD and CDG, (ii) use that effect as an ultra-sensitive
method to extract the frequency-dependent complex ther-
mal impedance Zth(f), and (iii) determine the tempera-
ture rise in our SOI FinFETs and its impact on the device
performance.
Pulsed measurements
Pulsed IV curves [5], with 100 ns pulse width, were mea-
sured on SOI FinFETs (described in [6]) and compared to
DC IV curves. For channel lengths ranging from 70 nm
to 1 μm, and for a number of parallel fins varying from
1 to 168, no significant difference between the two could
be detected. Some examples are shown in Fig. 1. From
these measurements we may conclude either that the im-
pact of self-heating on FinFET current is very small, or
that the thermal time constant is smaller than 100 ns, or
a combination of both.
S-parameter measurements
An alternative method [7, 8] to extract the thermal
impedance relies on the fact that the device tempera-
ture can respond to “slow” (w.r.t. the thermal time con-
stant) AC signals, but is unable to follow “fast” exci-
tations, leading to a difference in the low- and high-
frequency values of gDS. Therefore, we conducted S-
parameter measurements in the 100 kHz – 10 GHz range
using an Agilent E5071C network analyzer. The mea-
surements were carried out on RF FinFETs in GSG
configuration, de-embedded, converted to Y -parameters,
and subsequently converted into the output conductance
gDS(f) = Re(YDD), transconductance gm(f) = Re(YDG),
drain-drain capacitance CDD(f) = Im(YDD)/(2πf), and
gate-to-drain capacitance CDG(f) = −Im(YDG)/(2πf).
In Fig. 2, it is observed that the expected rise of gDS with
frequency is largest for the long channel, and levels off
in the GHz range. For the short channel, on the other
hand, the effect is smaller and is difficult to distinguish
from parasitic-resistance effects, which also cause gDS to
rise in the GHz range (Fig. 2). Both effects make the
extraction of the thermal impedance from gDS(f) less re-
liable. A similar argument applies to the use of gm, which,
on top of that, is less sensitive to self-heating than gDS;
see Fig. 3. Strikingly, if we inspect the capacitances CDD
and CDG, a much larger effect is seen; see Figs. 4 and 5.
At sub-GHz frequencies, the capacitance CDD takes val-
ues that are several orders of magnitude in excess of the
high-frequency value and the oxide capacitance. The tran-
scapacitance CDG shows a similar effect, but here also the
sign of the measured capacitance changes. The effects on
CDD and CDG are due to the delay in the heat transport
from device to heat sink, and are similar to the self-heating
effect on bipolar-transistor capacitances, which has been
predicted theoretically in [9]. A mathematical derivation
for the MOSFET/FinFET case leads to
ΔYDD = Zth · dIDdTamb ·
(
ID + VDS · Y isoDD
)
(1)
ΔYDG = Zth · dIDdTamb · VDS · Y
iso
DG , (2)
where ΔYij is the difference between the actual Y -
parameters and the isothermal counterparts Y isoij (reached
at high frequencies). Moreover, Zth is the (complex) ther-
mal impedance, and Tamb the ambient (not lattice) tem-
perature.
Extraction of thermal network
The gigantic effect of self-heating on CDD and CDG can
be employed to extract Zth(f) from measured data only.
This is done by inverting Eqs. (1) and (2), leading to
Im(Zth)
2πf
≈ CDD − C
iso
DD
dID
dTamb
· [ID + VDS ·Re(YDD)]
(3)
Im(Zth)
2πf
≈ CDG − C
iso
DG
dID
dTamb
· VDS ·Re(YDG)
. (4)
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The values of the isothermal capacitances C isoDD and C
iso
DG
are determined from the plateau observed at GHz frequen-
cies, but their exact value is actually rather inconsequen-
tial. Apart from measuring the capacitances, one only
needs to measure the dependence of the drain current on
the ambient temperature. In Figs. 6 and 7 it is shown that
extraction of Im[Zth(f)] using either Eqs. (3) or (4), and
using different bias conditions, yields essentially the same
result, confirming the consistency of the method.
Next, we fit the imaginary part of the impedance of an
nth-order thermal network to the extracted data. In our
case n = 4 appeared to be sufficient; see Fig. 8. The result
of this fit is shown as the solid lines in Figs. 6 and 7. Hav-
ing determined Im(Zth) versus frequency, all components
of the thermal network, and thus also the thermal resis-
tance Re(Zth), are known. The result is shown in Fig. 9.
As expected, Re(Zth) decreases with increasing channel
length.
Results
We use the extracted thermal network, connected to a
FinFET compact model [10], to simulate the FinFET ca-
pacitances and conductances. This yields the solid lines
in Figs. 2–5. The agreement is very good, confirming the
consistency of our results. Next, we use the model to
re-simulate the pulsed experiment at the bias condition
where the self-heating is greatest; see Fig. 10. It is seen
that at the end of the pulse –where the pulsed measure-
ments are taken– the difference between DC and pulsed
measurements is far below the 1% level, which explains
why our pulsed experiments (Fig. 1) failed to reveal any
self-heating effects. Further analysis of the results shows
that this is mainly due to the fact that the FinFET ther-
mal time constants are predominantly in the sub–100-ns
regime, i.e., faster than our pulses. The total effect of
the self-heating on the FinFET IV curves is shown in
Fig. 11, which was obtained by switching self-heating on
and off in the model. At the highest bias condition and for
the shortest channel, the total effect amounts to a fairly
modest 4%. Note that this is also the maximum effect
that we would have observed in a –hypothetical– pulsed
experiment with δ-pulses. Combining this with the exper-
imental difficulties associated with pulsed experiments, it
is clear that our capacitance-based method is much more
suitable for studying self-heating in FinFETs.
Although the effect of self-heating on the on-current
is small, the temperature rise – calculated from the ex-
perimental data using ΔT = IDVDSΣiRth,i – is quite sig-
nificant, and amounts to ∼80 K at the highest bias; see
Fig. 12. This temperature rise is of the same order of
magnitude as that obtained from electrothermal simula-
tions [1, 3, 4], and significantly larger than that of a 40-nm
bulk MOSFET (see Fig. 12). Of course, for more aggres-
sive channel lengths and fin spacings than those presented
here, Rth and thus the temperature rise will be larger,
and may pose a concern to, e.g., reliability [2] and ther-
mal noise.
Electro-thermal simulations
In order to gain physical understanding of our experimen-
tal results, 3D electro-thermal drift-diffusion device simu-
lations have been performed using Sentaurus [11] and cal-
ibrated mobility and thermal conductivity parameters [4].
The simulated SOI FinFET structure includes level-1 in-
terconnects to the drain, source and gate. In Fig. 13,
the results of these simulations are compared with the ex-
perimental capacitance data for our 70-nm FinFET. The
agreement is very encouraging. The simulations point out
that the dominant path for the heat-flow includes the con-
tacts and the interconnects which, in turn, exchange heat
with the silicon bulk through the underlying buried oxide.
Thus, the thermal modeling of the interconnects is essen-
tial for a good understanding of the SOI FinFET thermal
behavior.
Conclusion
We have demonstrated a gigantic effect of self-heating on
capacitances and used it to extract the thermal impedance
of SOI FinFETs experimentally for the first time. Using
the extracted thermal network, we have shown that, al-
though the effect of self-heating on the FinFET on-current
is modest, the associated temperature rise is very signif-
icant. First electro-thermal simulations compare favor-
ably with the experimental data. The proposed extraction
method can be used directly on measured data, without
the need for a compact model or simulation software, and
is therefore a valuable tool for FinFET technology devel-
opment.
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Figure 1: Comparison between pulsed measurements (markers) and non-pulsed DC measurements (lines) for several
geometries. Left: device consisting of 5 parallel fins with Lpoly = 70 nm. Middle: same, but now for 30 parallel fins.
Right: 5 parallel fins with Lpoly = 190 nm.
105 106 107 108 109 1010
0
50
100
150
f (Hz)
Δ
g D
S
(%
)
Lpoly = 1 μm
Lpoly = 70 nm
gate resistance
effect →
Figure 2: Relative change in output
conductance gDS for a 1-μm and a 70-
nm FinFET biased at VGS = VDS =
1.2 V. Markers: measurements; solid
lines: compact model with thermal
network.
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Figure 3: Relative change in transcon-
ductance gm for a 1-μm and a 70-nm
FinFET biased at VGS = VDS = 1.2 V.
Markers: measurements; solid lines:
compact model with thermal network.
105 106 107 108 109 1010
10−14
10−13
10−12
10−11
f (Hz)
C
D
D
(F
)
Lpoly = 1 μm
Lpoly = 70 nm
Figure 4: Drain-drain capacitance
CDD for a 1-μm and a 70-nm Fin-
FET biased at VGS = VDS = 1.2 V.
Markers: measurements; solid lines:
compact model with thermal network;
dashed lines: isothermal capacitances
used in extraction.
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Figure 5: Gate-to-drain capacitance CDG for a 1-μm
and a 70-nm FinFET biased at VGS = VDS = 1.2 V.
Markers: measurements; solid lines: compact model
with thermal network; dashed lines: isothermal ca-
pacitances used in extraction.
105 106 107 108
10−7
10−6
10−5
10−4
f (Hz)
Im
(Z
th
)
2
π
f
(Ω
/H
z)
extracted using CDG
extracted using CDD
Lpoly = 1 μm
Lpoly = 70 nm
Figure 6: Extraction of Im(Zth)/(2πf) from CDG (◦)
and from CDD (•), yielding virtually the same result,
for two channel lengths. The bias is VDS = VGS =
1.2 V. Solid line: fit of Im(Zth)/(2πf) of the thermal
network of Fig. 8 to the extracted data.
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Figure 7: Extraction of Im(Zth)/(2πf) for different bias conditions
(indicated in the figure), yielding virtually the same result. Left:
extraction from CDG; right: extraction from CDD. Solid lines: same
as in Fig. 6.
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Figure 8: 4th-Order thermal network used in
this study.
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Figure 9: Extracted Re(Zth) versus
frequency for three different channel
lengths.
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Figure 10: Re-simulation of pulsed ex-
periment of a 70-nm SOI FinFET bi-
ased at VGS = VDS = 1.2 V, using
extracted Zth(f). Note that in the ac-
tual pulsed experiments, the first part
of the signal is not usable because it
is affected by unwanted inductive and
capacitive effects.
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Figure 11: Assessment of the ef-
fect of self-heating on FinFET cur-
rent (Lpoly = 70 nm) using a com-
pact model and the thermal network
depicted in Fig. 8. Solid/dashed lines
are with/without self-heating, respec-
tively. Different colors refer to differ-
ent gate-source voltages, as indicated
in the figure.
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Figure 12: Temperature rise in the 70-nm FinFET (left), and in a 40-nm
multi-fingered bulk MOSFET (right) as calculated from experimental data
using ΔT = IDVDSΣiRth,i. Although, at the same drain-source voltage, the
on-current of the MOSFET (32 mA) is larger than that of the FinFET (20
mA), the associated temperature rise is significantly smaller.
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Figure 13: Comparison of capacitance
data (markers) and electro-thermal sim-
ulations (lines) for the 70-nm FinFET.
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